Regviz

Renesas Electronics /R7FA6M3AH /JPEG /JIFDDLC

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as JIFDDLC

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Renesas Electronics/R7FA6M3AH/JPEG/JIFDDLC#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0LINES

Description

JPEG Interface Decompression Destination Line Count Register

Fields

LINES

Number of Input Image Lines to Be ReadThe lower three bits should be set to 0. These bits are read as0.Number of input image data lines to be read, in 8-line units.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data